VXI?Corporation F80 Especificaciones Pagina 32

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 196
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 31
Page 32 Pentek Model 6526 Operating Manual
Rev. A
2.4 Model 6526 Front Panel (continued)
2.4.5 LED Indicators
There are nine LED indicators on the front panel of the Model 6526, arranged
in a single, vertical row above the ‘C31 Serial Port connector. The subsections
below describes the conditions that these LEDs indicate.
2.4.5.1 Overload Indicator LEDs (OVLD A & B)
These red LEDs for each input channel indicate an overload on the
respective channel when illuminated. The overload detection
capabilities of each channel are controlled by the Overload Detec−
tion Control Registers (see Section 3.8.7 for further details).
2.4.5.2 Clock Signal Present LEDs (CLOCK A & B)
These green LEDs for each input channel are illuminated when a
clock signal for that input is detected. If this LED is not illumi
nated, then no clock signal has been detected on the indicated
input, and no data from that stream can be processed.
2.4.5.3 RACEway Master LED (RACEWAY MASTER)
This green LED is illuminated on the Model 6526 that is designated
master of the RACEway interface (when the D6 bit in the RACE−
way Status Register, Section 3.5.6, is set to the logic '1' state). When
this LED is off, the Model 6526 is not acting as a RACEway master.
2.4.5.4 Sync Bus Master LED (SYNC MASTER)
This yellow LED is illuminated on the Model 6526 that is desig−
nated as sync bus master (when the D0 bit in the Sync Bus Control
Register, Section 3.4.2, is set to the logic '1' state). The sync master
should be located at one end of the Sync bus, and the device at the
opposite end must be programmed as the sync terminator (see
Section 2.4.5.5, below). When this LED is off, the 6526 is not the
sync master.
2.4.5.5 Sync Bus Terminator LED (TERM)
This yellow LED is illuminated on the Model 6526 that is desig−
nated as sync bus terminator (when the D1 bit in the Sync Bus
Control Register, see Section 3.4.2, is set to the logic '1' state). The
sync terminator should be located at one end of the Sync bus, and
the device at the opposite end must be programmed as the sync
master (see Section 2.4.5.4, above). When this LED is off, the 6526
is not the sync terminator.
Vista de pagina 31
1 2 ... 27 28 29 30 31 32 33 34 35 36 37 ... 195 196

Comentarios a estos manuales

Sin comentarios